Overview Differentiators ISEF Processor Array Programmable Accelerator
S7000 Family Processors S7000 PCIe DVR Add-in Cards S7000 Reference Designs S6000 Family Processors S6000 PCIe DVR Add-in Cards S6000 Reference Designs Intelligent Encoder Development Tools
Surveillance Broadcast Wireless
Latest Press Releases Events
Overview Partner Program
Overview Management Team Board & Advisors Investors Careers Contact
Downloads Product Change Notifications
Instruction Set Extension Fabric
The Instruction Set Extension Fabric (ISEF) is the programmable fabric that sits within the data path of Stretch software configurable processors. System designers can implement portions of a required algorithm in hardware by using the Stretch ISEF. In this way, the instruction issue logic of the processor, as well as the intelligent compiler, can make full use of these hardware functions and schedule them into the instruction execution flow.

This results in dramatic processor performance improvements. The ISEF can execute entire sections of application code in a single instruction. The tightly coupled nature of the hardware ensures that the intelligent compiler can optimize instruction issues and maximize performance. With automatic characterization of the hardware "instruction," the Instruction Set Simulator in the Stretch tool suite is able to simulate the algorithm flow with cycle accurate prediction.

S6SCP Engine

The ISEF can be supplied with data from a set of 128-bit wide registers. The ISEF contains embedded ISEF RAM (IRAM) that can be used to store the data, intermediate results, lookup tables, or tables of operands. IRAM is mapped into the processor's memory space and can be accessed directly. Data can also be moved in and out of the IRAM, without consuming any processor bandwidth, with a dedicated DMA engine.