Overview Differentiators ISEF Processor Array Programmable Accelerator
S7000 Family Processors S7000 PCIe DVR Add-in Cards S7000 Reference Designs S6000 Family Processors S6000 PCIe DVR Add-in Cards S6000 Reference Designs Intelligent Encoder Development Tools
Surveillance Broadcast Wireless
Latest Press Releases Events
Overview Partner Program
Overview Management Team Board & Advisors Investors Careers Contact
Downloads Product Change Notifications
Processor Array
The Processor Array provides the system designer with a natural and highly optimized way of constructing collaborative networks of processors that can be programmed and managed within a single unified development environment. Efficiently connecting and programming multiple devices has historically been difficult to achieve, resulting in longer design cycles and more complex development flows. The Processor Array in Stretch software configurable processors resolves this issue.

The Processor Array connects multiple Stretch devices into a single compute resource via a high speed hardware interface. Stretch software configurable processors have up to four interface ports (depending on device), that are switched internally by a dedicated hardware switch. Data can be accepted on one port, inspected, and either be routed for processing by the local processing resources or directed to another port and forwarded over the network. The entire communications process is handled in hardware, without processor intervention.

Supplied PA-BIOS routines within the Stretch development environment allow for the creation and control of communication channels between processes running on devices within the network.

All Stretch devices residing in a Processor Array network share the same memory map and can collaborate on tasks. The topology of the network for a particular application is described within the development tools suite by means of a simple text file. The described network of devices is programmed as a single compute resource. A single executable is then developed for the network and, at boot time, the master allocates tasks to the network members according to the distribution assigned by the designer.